

**WHAT IS CLAIMED IS:**

**METHOD OF FABRICATING A HIGH-LAYER-COUNT BACKPLANE**

1. A method of fabricating a multi-layer circuit board, the method comprising:

- 5                   creating a first layer arrangement comprising a plurality of high-speed differential trace layers and a plurality of reference plane layers stacked in an interleaved fashion, each high-speed differential trace layer separated from each adjacent reference plane layer by a layer of a first dielectric material;
- creating a second layer arrangement comprising at least two patterned power plane layers, each having a thickness at least equivalent to the thickness of three-  
10                   ounces-per-square-foot copper, stacked between layers of a second dielectric material having better void-filling capability, during lamination under similar conditions, than the first dielectric material;
- laminating the first and second layer arrangements together such that the first  
15                   and second layer arrangements interface across a reference plane layer; and
- forming a large plurality of plated thru-holes distributed throughout the circuit board, the plated thru-holes electrically connecting the reference plane layers, while  
20                   leaving the power plane layers electrically isolated from each other and from the reference plane layers, within the circuit board.

2. The method of claim 1, further comprising:

- creating a third layer arrangement comprising a plurality of high-speed differential trace layers and a plurality of reference plane layers stacked in an interleaved fashion, each high-speed differential trace layer separated from each  
25                   adjacent reference plane layer by a layer of the first dielectric material;

stacking the first, second, and third layer arrangements in that order; and  
laminating the stacked layer arrangements together such that the second and  
third layer arrangements interface across a reference plane layer.

- 5      3. The method of claim 2, wherein after laminating, the second layer arrangement is  
substantially at the middle of the multi-layer circuit board.
4. The method of claim 2, wherein the at least two patterned power plane layers  
comprise four power plane layers, electrically isolated from each other and from the  
reference plane layers, within the circuit board.
- 10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995
5. The method of claim 4, further comprising forming a second plurality of plated thru-  
holes in the circuit board, the second plurality of plated thru-holes respectively  
connecting the four power plane layers to first power return, first power supply,  
second power supply, and second power return connector areas on the board surface.
6. The method of claim 4, wherein the step of creating a second layer arrangement  
comprises stacking the power plane layers with at least one low-speed trace layer and  
at least one reference plane layer separating that low-speed trace layer from the power  
plane layers, that low-speed trace layer and reference plane each stacked between  
layers of the second dielectric material.
7. The method of claim 1, wherein the first dielectric material comprises an allylated  
polyphenylene ether and the second dielectric material comprises an FR-4 resin.



fabricating at least one power core layer, comprising a dielectric core of a second dielectric material with a patterned power plane on at least one side, the patterned power plane having a thickness at least equivalent to the thickness of three-ounces-per-square-foot copper;

5 stacking the high-speed core layers and the at least one power core layer together with other layers, including b-stage dielectric layers of the first and second dielectric materials, the stacked layers arranged such that

at least two patterned power planes exist, separated by at least one layer of the second dielectric material,

each trace-pair side of a high-speed core layer abuts a b-stage layer of the first dielectric material,

each power-plane side of a power core layer abuts a b-stage layer of the second dielectric material,

a transition from the first dielectric material to the second dielectric material occurs across a reference plane, and

where two high-speed core layers are adjacent, the trace-pair side of one high-speed core layer faces the reference plane side of the other high-speed core layer;

laminating the stacked layers together; and

20 forming a large plurality of plated thru-holes distributed throughout the circuit board, the plated thru-holes electrically connecting the reference plane layers, the power plane layers remaining electrically isolated from each other and from the reference plane layers, within the circuit board.

25 14. The method of claim 13, further comprising forming each dielectric core using at least

10 15

5

10

15

20

25

25

25

arrangement from the high-speed differential trace layers; and

electrically connecting the reference plane layers to each other, while leaving the power plane layers electrically isolated from each other and from the reference plane layers, within the circuit board.

5

19. The method of claim 18, further comprising:

creating fourth and fifth layer arrangements, each comprising at least one low-speed trace layer;

laminating the fourth layer arrangement between the first and second layer arrangements, such that at least one reference plane separates the low-speed trace layer from the patterned power layers and at least one other reference plane separates the low-speed trace layer from the high-speed differential trace layers of the first layer arrangement; and

laminating the fifth layer arrangement between the second and third layer arrangements, such that at least one reference plane separates the low-speed trace layer from the patterned power layers and at least one other reference plane separates the low-speed trace layer from the high-speed differential trace layers of the third layer arrangement.

20 20. The method of claim 19, wherein the fourth layer arrangement comprises at least two low-speed trace layers separated by a dielectric layer, further comprising forming a thieving pattern on each of the two low-speed trace layers, and blending the thieving patterns such that the thieving pattern on one of the two trace layers does not overlay a trace on the other trace layer.

25

40066745 00000000

21. The method of claim 20, further comprising staggering the thieving patterns such that a thieving pattern feature on one of the two trace layers does not overlay a thieving pattern feature on the other trace layer.

5 22. The method of claim 21, wherein each thieving pattern comprises dots laid out on a square grid, the patterns staggered such that a dot feature on one trace layer generally overlays the center of a grid square on the other trace layer.

23. The method of claim 18, further comprising, during patterning of each patterned power layer, patterning a conductive guard ring adjacent the edges of the board and electrically direct-current isolated from the center conductive area of that power layer.

24. The method of claim 23, further comprising electrically connecting the guard rings to each other within the circuit board.